Abstract: This paper presents a low-jitter, low-power Type-I sampling phase-locked loop (SPLL) featuring a modified master-slave sampling phase detector (MMSSPD) to reduce charge injection, enhance ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results